生 날로먹는 [스크랩] 전문 blog...^^;

[스크랩] 정리가 잘 된 verilog HDL 기초 예제

댓글 0

Knowledge Base

2017. 4. 6.

<link rel="stylesheet" href="" type="text/css"/><link rel="stylesheet" href="" type="text/css"/>

Introduction to Verilog

 Ok, I'd like to start giving Verilog lessons on the list.

As this goes along, we can clear up questions people have and turn them into formal lessons on the wiki.

Perhaps we can turn this into a book under Creative Commons and perhaps sell a dead tree version for
fund-raising. But I'm getting ahead of myself. :)

I'd hate to bias this too much towards the semantics of Verilog, but it's kinda hard to avoid it.

What matters is the semantics of the hardware and how to get that to happen given the particular language.
VHDL also translates into hardware, so although some of the semantics are different,

they aren't at all alien. So what I want to do is teach HDL-based digital circuit design,

using Verilog as a means of expression.


                                                              - Tim Miller 2006-06-14


lesson 1 : signals  



lesson 2 : Arithmetic/Logic operators  



lesson 3 : Combinatorial logic expressed behaviorally



lesson 4 : Sequential logic


출처 : Neo가 사는 세상
글쓴이 : 세계를 구한 Neo 원글보기
메모 : 원본사이트는 폐쇄되었으므로 web.archive.org를 통해 내용확인을 해야함~ Lesson 1 Lesson 2 Lesson 3 Lesson 4